Abstract. This paper presents the analysis of tuning range and power handling of digitally tunable capacitors (DTCs
Introduction
Standards of current wireless communication systems in order to meet the market demands require adaptive data transmission, high data rate, flexible network configuration and low cost. In case of RF frontends, there is a design trend in providing the flexibility for various wireless standards. Such agile wireless systems range from multi-standard antenna matching, beamforming, phase locking, powering and filtering [1] . In case of hybrid circuits, a single hardware can be reconfigured to serve several standards and applications. For example, a power amplifier can be configured to a high efficiency mode or a high linearity mode [2] . In case of integrated circuits, a reconfigurable IC is attractive since it can serve many applications as the reconfiguration can simply be carried out using the control pins of the chip to select the operating frequency or mode [3] [4] . For Software Defined and Cognitive Radio, this implies additional degrees of freedom for the system with a limited number of components. Consequently, tunable matching networks are required to match various impedances of different operating modes to the reference impedance e.g. 50 Ohm. Mostly, reconfigurable RF circuits are based on tunable capacitors. For filtering, numerous publications proposed frequency tunable filters using tunable capacitors based on MEMs and varactor diodes [5] [6] [7] [8] .
A wide capacitive tuning range allows a large variety of impedances which can be matched. In addition, the tunable capacitors must be able to withstand the peak power of the system whereas the self-resonant frequency must be higher than the operating frequency. A systematic scheme for tunable matching network design in order to fulfill such system requirements would be beneficial for acceleration of the design process while reducing losses due to damage of the devices.
Tunable capacitors based on microelectro-mechanical system (MEMs) and Barium Strontium Titanate (BST) can offer superior quality factor, but their package sizes are relatively large. In addition, the costs of MEMs and BSTtunable capacitors are relatively high. An overview of tunable capacitor technologies with their pros and cons was presented in [1] and [9] . Tuning the capacitance value with varactor diodes requires analog bias voltages across the diodes resulting in a complicated capacitor tuning circuit and increased size of the entire system. Moreover, the major drawbacks of varactor diodes are their small power according to [13] .
handling and limited tuning range. Compared to varactor diodes, capacitor tuning using PIN diodes is less complicated since only the control voltages for switching on and off the PIN diodes are required. To adjust the capacitance value, the PIN diodes act as switches to connect or disconnect each capacitor of the capacitor bank to the ground and sequentially vary the overall capacitance value. A more convenient way to vary the capacitance value is the use of DTCs since the tuning is executed using a digital control signal. Instead of PIN diodes, switching the capacitors in the capacitor bank of the DTC is carried out by digital CMOS logics so that the capacitance value can be varied using serial interface control. Other advantages of DTCs also include their low cost and small size. After being launched into the market, tunable bandpass filters using DTCs as tuning elements are gradually reported in the literature [10] [11] . In addition, DTCs can also be used for reconfigurable matching networks as reported in [12] . Figure 1 depicts capacitance tuning in a DTC. In this paper, various combinations of DTCs or combination of DTCs with fixed capacitors are thoroughly analyzed in terms of capacitive tuning range and power handling in order to provide a design guide for reconfigurable matching networks of high power RF circuits.
The paper is organized as follows: a tuning element of high power RF circuits using a DTC connected in series with a fixed capacitor is described in Sec. 2 with elaboration on enhancement of the power handling. The modified tuning range of the total capacitance is discussed in Sec. 3. In Sec. 4, self-resonant frequency shift caused by a series fixed capacitor is analyzed. Section 5 provides a selection guide for DTCs and fix capacitors in the tunable matching network design. As a design example, a frequency reconfigurable power amplifier (PA) is presented in Sec 6. The PA designed using DTCs as the tuning elements in the input-and output matching networks has been fabricated and measured. Also, experiment results on the power handling of a tuning element are shown and discussed. An idea for future work regarding tuning elements with multiple DTCs is introduced in Sec. 7 following by the conclusions in Sec. 8.
Power Handling of the DTC Tuning Element
Although tunable capacitors can provide the required degrees of freedom for system reconfiguration, their power handling is much lower compared to fixed capacitors. In general, the voltage drop over the tunable capacitor is limited to prevent it from being damaged by an excess voltage. At the expense of tuning range, the power handling of a reconfigurable network can be enhanced by a combination of tunable and fixed capacitors. A series circuit consisting of a tunable and a fixed capacitor forms a capacitive voltage divider where the voltage drop over the entire capacitive circuit is distributed among the tunable and the fixed capacitor. Consequently, the voltage drop over the tunable capacitor can be reduced while the power handling can be increased. This technique can be applied to any kind of tunable capacitors as described in [14] , specifically for the case of BST tunable capacitors according to [15] and for MEMS tunable capacitors as reported in [16] . In this paper, a similar concept is applied to DTCs. Figure 2 shows a simplified circuit of the capacitive voltage divider.
The current I c flows through both capacitors resulting in the voltage drop V cfix across the series capacitor C fix and the voltage drop V dtc across the DTC with the capacitance C dtc . Thus, the relative voltage rating of the capacitive circuit compared to the DTC without the series fixed capacitor can be expressed as
The power handling of the DTC is defined as P dtc whereas the power handling of the entire series circuit is defined as P c . Since the power P is proportional to V 2 , the relative power handling p TE of the capacitive tuning element compared to the DTC without the series capacitor is 
Alternatively, the relative power handling can also be expressed in dB as c c TE,dB dtc dtc 10 log 20 log .
From (2), the relative power handling in case of a very large C fix is approximately one, so that the power handling is not improved compared to a single DTC. If C fix = C dtc , the power handling can be four times the power handling of the DTC. By further decrease of C fix , the voltage drop over C fix and the total power handling are increased. Theoretically, the power handling of the entire circuit can be increased up to the power handling of the fixed capacitor which is normally much larger than that of the DTC. Since C dtc can be varied, the total power handling also depends on the DTC state. Lower value of C dtc leads to lower power handling compared to the case with a higher C dtc . Thus, C dtc,min -the minimum tunable capacitance of the C dtcdetermines the power handling of the series circuit. By prohibiting some of the low states, the power handling of the series tuning element can be increased. In addition, power handling enhancement of the capacitive tuning element can only be realized at the cost of tunable range of the total capacitance. The effect of the series fixed capacitor on the tunable range will be described in the next section.
Modified Tuning Range
In general, the tuning range of the DTC can be found in the data sheet of the component. In this work, DTCs from Peregrine Semiconductor are chosen. The total capacitance of the series capacitive circuit from Fig. 2 is calculated to
Notwithstanding that a small C fix leads to a high power handling, the tunable range of the total capacitance is small in this case. If C dtc is much larger than C fix , the total capacitance is then almost equal to C fix . If the highest state of DTC provides a capacitance of C dtc,max , the tuning rate TR representing a ratio of the maximum total capacitance C max to the minimum total capacitance C min is then calculated to fix dtc,max fix dtc,min max min fix dtc,max fix dtc,min
From this equation, if C fix is very small, then the tuning rate is 1, implying that the entire circuit cannot be used as a tuning element. In contrast, if C fix is very large, then the tuning rate is near to C dtc,max /C dtc,min which is the tuning rate of the DTC without the series capacitor. In order to validate this analysis, a PE64906 DTC and a fixed capacitor are connected in series according to Fig. 2 . The input reactance X of the series circuit was measured at 2.1 GHz for three cases with C fix = 0.5 pF, 2 pF and 4 pF. The measurement results are plotted in Fig. 3 as functions of the DTC state number. As expected, the value of X can be varied in a wide range in case of a DTC without a fixed capacitor. By adding C fix in series to the DTC, the tuning range of X is decreased in such a way that, the smaller value of C fix the smaller is also the tuning range of the input reactance X. Besides the modification of the tuning range, it can also be observed that the DTC worked as a tunable capacitor only from state 0 to state 3. From state 4 to 31, the DTC acted as a tunable inductor with positive reactance values. The reason for this phenomenon is the self-resonance of the DTC which will be described in the next section. By connecting the DTC with a small C fix capacitance value, the self-resonance effect can be compensated. In this experiment with C fix = 0.5 pF, all states from 0 to 31 provide negative input reactance and the circuit from Fig. 2 represents a tunable capacitor as it should.
Self-Resonance
The behavior of a DTC is described so far with a simple model that assumes a linear dependence of C dtc on the state number. This model is accurate only at low frequencies. By increasing the operating frequency, the linear dependence between the capacitance and the state number is ceased by the self-resonance of the device. From the product specification of the DTC [13] , this nonlinear dependence can especially be observed at higher DTC states and high operating frequency which explains the positive reactance of the DTC shown in Fig. 3 . In order to precisely predict the behavior of the DTC in a wide range of frequency, device model of the DTC is provided by the manufacturer for circuit simulations. For determination of the self-resonant frequency, the capacitance values of the PE64909 DTC at different states are swept over the frequency range from 0.05 to 10 GHz. The simulation result is presented in Fig. 4(a) . The highest resonant frequency of the DTC is 9.5 GHz for state 0. The resonant frequency is decreased with increasing state number. For state 31, the resonant frequency is at 3 GHz. Self-resonance determines the limit of DTC's operating frequency. Especially at the highest DTC state, the resonant frequency f res,dtc is the lowest. The self-resonance can be shifted to a higher frequency by connecting a fixed capacitor in series with the DTC according to Fig. 2 . A fixed capacitor with a higher resonant frequency f res,Cfix compared to the highest state of DTC can compensate the inductance in the DTC model so that the resonance of the tuning element can be shifted to a higher frequency f res,TE . As an example, the DTC from Fig. 4(a) is connected in series with a 2.4 pF fixed capacitor GQM1555C2D2R4BB01. This fixed capacitor can withstand 200 V DC voltage drop and the self-resonance of this device shows up at 6 GHz [17] . For both capacitors, device models provided by the manufacturer are used in the simulation. The frequency is swept from 0.05 to 10 GHz. The simulation result in Fig. 4(b) shows that the resonant frequency is modified compared to a single DTC.
For state 0, f res,TE is 8.2 GHz whereas for state 31, resonance occurs at 4.1 GHz. Even though f res,TE at state 0 is decreased compared to a single DTC-since the resonant frequency of the fixed capacitor at 6 GHz is less than that of the DTC at state 0-but the resonant frequency of state 31 is increased since the resonant frequency of the fixed capacitor is higher than the resonant frequency of the DTC at state 31. In this case, f res,Cfix lies between resonances of the lowest and the highest DTC states. As a consequence, the variation of resonant frequency is reduced compared to the case with a single DTC. In case of a fixed capacitor from the same manufacturer and process, it is known that the self-resonant frequency decreases with increasing capacitance value [18] . Therefore, a small C fix can push the resonance of the series circuit to a higher frequency compared to a larger C fix which confirms the measurement results from Fig. 3 . By selecting a fixed capacitor with f res,Cfix higher than f res,dtc of every DTC state, then f res,TE at every state is higher than f res,dtc .
DTC and Fixed Capacitor Selection
As described in previous sections, the power handling and the tuning rate of the series capacitive tuning circuit can be determined by C fix . Since there is a tradeoff between these requirements, the value of C fix must carefully be chosen. In order to address this issue in a closer look, an example of the series capacitive tuning element is described as follows. The tuning element consists of a fixed capacitor C fix and a DTC with the part number PE64906 [13] . This CMOS-based DTC can operate in the frequency range from 100 to 3,000 MHz. For simplicity, typical capacitance value for the operating frequency of 100 MHz is chosen in this example. Due to a low operating frequency, it is assumed here that there is no self-resonance as described in Sec. 4 and the capacitance of the DTC is a linear function of the state number. The tuning rate C dtc,max /C dtc,min of this DTC is 5.10:1 with a capacitance step size of 0.119 pF, C dtc,min of 0.9 pF (state 0) and C dtc,max of 4.6 pF (state 31) at this operating frequency. The peak voltage drop across both RF pins of this device is 30 V as per product specifications. The influence of the series capacitor C fix on the tuning rate and the power handling is shown in Fig. 5 .
On the horizontal axis, the value of C fix is normalized by a division over C dtc,min . The relative power handling described at the beginning of Sec. 2 and the tuning rate described in Sec. 3 are then plotted over this normalized capacitance. From the figure, it is obvious that the power handling of state 31 is higher than that of state 0. For other states between 0 and 31, the power handling curves lie between the curves of state 0 and state 31. Consequently, the power handling can also be increased by avoiding some of the low states. However, leaving out some lower states leads to a decreased tuning rate due to increased C dtc,min . Therefore, only the power handling of the DTC at its lowest state is considered in this paper. The first data point in this figure represents the normalized capacitance C fix /C dtc,min of 0.5 or C fix = 0.45 pF. The relative power handling of the tuning element is around 9.5 dB. However, the tuning rate of the capacitance is reduced to 1.37:1 compared to 5.10:1 in case of the DTC without the series ca-pacitor. The maximum value of C fix /C dtc,min in this figure is 30. The power handling in this case is around 0.3 dB, whereas the tuning rate of 4.50:1 is provided.
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Design Example
To fulfill requirements of reconfigurable high power RF systems, tuning elements must carefully be designed. Tunable range, power handling and operating frequency of the tuning element must be considered. As discussed in previous sections, the tuning element can be realized with appropriate combinations of fixed and digitally tunable capacitors. For certain operating modes, look up table for the control signal of the DTCs should be developed to define limitations on frequency, power and tunable range of the designed tuning element. As an example, a band reconfigurable PA was designed and fabricated using DTCs in the tuning elements of the matching networks. Although there are other PA design concepts in the literature using fixed matching networks which can cope with multiple operating frequencies including wideband and dual-band PAs [19] , but the PA design in the following example aims to serve other purpose than providing amplification at different frequencies only. The utilization of DTCs in the matching networks provides the advantages of high flexibility and agility to react to any kind of load modification. The fact that DTCs can be tuned using electrical control signals allows a fast changing load to be rematched to 50 Ohm almost in real time. The same design concept can also be applied for other systems, e.g. smart antennas or filters as well as in reconfigurable integrated circuits. The major design challenge of a bandreconfigurable PA is the design of reconfigurable inputand output matching networks. The input matching network requires for a specific operating frequency an appropriate tunable range of the tuning element to match the reference impedance to the impedance required at the input side of the power device. In case of output matching, power handling is also a critical design parameter due to the high output power of the amplifier.
The design goal of the reconfigurable PA is concluded in Tab. 1 and its block diagram is shown in Fig. 6 . Main components of the PA are the power device, reconfigurable input and output matching as well as the bias networks. After considering the required specifications, the power transistor of the PA was chosen to be CGH27015F GaN HEMT in order to cope with the required bandwidth and the output power. The input and output matching networks have been designed in a way that they can match 50 Ohm at the source and the load side to Z s and Z L to achieve maximum gain and output power. The impedances seen at the input and output of the power device are Z in and Z out , respectively.
The design process of each operating frequency started from a large signal S-parameter simulation at the input side where a conjugate match was provided at the gate of the device at this step. Then, a load pull simulation was performed for the output matching in order to determine the optimal impedance presented to the drain side so that the highest gain and output power can be obtained [2] . The impedances are simulated and plotted into the Smith chart in Fig. 7 for optimized matching conditions providing the highest gain and output power. It is noticeable from the figure that the matching networks' impedances are not the exact conjugates of the device's impedances.
The tunable matching networks designed for this reconfigurable PA are depicted in Fig. 8 . The PA was fabricated on an ARLON25N substrate. A photograph of the fabricated PA is shown in Fig. 9 . The capacitive parameters of the tuning elements in this PA are configured according to Tab. 2.
Special care of the tuning element at the output side must be taken since it carries higher power than the input side. The input and output matching are verified by the measurement of S 11 and S 22 for both frequencies as shown in Fig. 10 .
The output power P out , gain and power added efficiency (PAE) are plotted as functions of the input power P in for both frequencies in Fig. 11 . The measurement was carried out up to P in = 20 dBm due to power limitation of the measurement system. With P in = 20 dBm, the maximum output power measured was at 38.85 dBm and 35.18 dBm at 2.1 and 2.45 GHz, respectively. Simulation and measurement results agree well as shown in Fig. 11 . 
Tab. 2. Capacitive parameters for each frequency setting (see Fig. 8 ). In order to confirm the proposed concept by an experiment, the PA output is now fed to a short 50 Ohm series microstrip line terminated with a 50 Ohm load. The center of the line is connected with a parallel resonator designed for a resonant frequency of 2.1 GHz. The capacitor of the parallel resonator is a DTC PE64102 (state 0) for test configuration 1. For test configuration 2, a fixed capacitor and PE64102 (state 0) connected in series represent the parallel capacitor of the resonator. Figure 12 depicts both test configurations with all parameters. In configuration 1, C dtc can be calculated from 2.1 GHz resonant frequency and a parallel inductance of 1.1 nH to 5.2 pF. In configuration 2 with C fix = 8.2 pF connected in series with C dtc , a parallel inductance of 1.8 nH was selected in order to maintain the resonant frequency of 2.1 GHz. The power handling can be enhanced by 4.2 dB according to (2) and (3). In the experiment, the power fed to the test configuration was varied from 0 dBm to 36 dBm and the power P L was measured at the load after the steady state was reached. Since the nominal power handling of PE64102 is 26 dBm, P L cannot be significantly increased after the PA output power P out,PA reached 25 dBm. In contrast, test configuration 2 still allowed 30 dBm to be transferred to the load with a 1 dB insertion loss (see Fig. 13 ). Therefore, improvement of the power handling by adding a series fixed capacitor to the DTC has been confirmed. The experimental value of power handling enhancement in Fig. 13 agrees well with the calculation and the graph in Fig. 3 . 
Tuning Element with Multiple DTCs
The combination of a fixed series capacitor and a DTC cannot increase the power handling while maintaining the tuning rate. However, a combination of two identical DTCs connected in series can overcome this limitation. In Fig. 2 , if C fix is replaced by another DTC in a way that the tuning element consists of two identical DTCs connected in series which are synchronously controlled, the relative power handling compared to a single DTC is 6 dB according to (3) . In order to increase the power handling while keeping the minimum and maximum tunable capacitance, parallel DTCs can be added. Figure 14 
As a result, the power handling can be increased with the factor m 2 . The tuning rate TR = C total,max /C total,min is equal to that of a single DTC. The maximum capacitance of the tuning element C total,max is equal to (n/m)C dtc,max . In the same way, the minimum capacitance C total,min of the tuning element is (n/m)C dtc,min . On the one hand, the advantage of this tuning element is the flexibility to adjust the power handling and the range of tunable capacitance. On the other hand, using several DTCs leads to a higher hardware cost. Moreover, multiple DTCs and complex interconnection due to several control bus lines can lead to an increased size of the circuit. Considering the footprint of the DTC provided in the data sheet, the control bus can occupy up to approx. 50% of the area of the entire tunable circuit. Moreover, additional layers are also required for the clock signal, ground and supply voltage. This tuning element concept will be verified in the future work.
Conclusions
Critical issues of the capacitive tuning elements in reconfigurable RF circuits are the operating frequency, power handling and tunable range. In this work, all the issues are thoroughly analyzed for tuning elements using DTCs. A series fixed capacitor connected to the DTC can increase the power handling while compromising the tuning range. The self-resonance can also be shifted to a higher frequency compared to a single DTC by adding a series fixed capacitor. The proposed analysis has been verified by measurement experiments.
As a design example, a 2.1/2.45 GHz frequency band reconfigurable PA has been developed. The input and output matching networks of the PA utilize combinations of DTCs, fixed series capacitors and transmission line sections as tuning elements. The fabricated PA can provide small signal gain of 20 dB at 2.1 GHz and 15 dB at 2.45 GHz. The maximum output power could not be determined due to 20 dBm power limit of the measurement system. The highest output power measured was at 38.85 and 35.18 dBm at 2.1 and 2.45 GHz, respectively. This design concept of capacitive tuning element can be applied for the design of smart antennas as well as reconfigurable RF integrated and hybrid circuits.
